

FINNEGAN, HENDERSON, FARABOW, GARRETT & DUNNER, L.L.P.

1300 I STREET, N. W.
WASHINGTON, DC 20005-3315

202 • 408 • 4000
FACSIMILE 202 • 408 • 4400

**CUSTOMER
NUMBER 22852**

ATLANTA
404 • 653 • 6400
PALO ALTO
650 • 849 • 6600

WRITER'S DIRECT DIAL NUMBER:

TOKYO
011 • 813 • 3431 • 6943
BRUSSELS
011 • 322 • 646 • 0353

(202) 408-4024

August 23, 2000

ATTORNEY DOCKET NO.: 04329.2361

**Box Patent Application
Assistant Commissioner for Patents
Washington, D.C. 20231**

New U.S. Patent Application

Title: DATA PROCESSING APPARATUS AND DATA TRANSFER CONTROL
METHOD THEREOF

Inventor: Yasuhiro ISHIBASHI

Sir:

We enclose the following papers for filing in the United States Patent and Trademark Office in connection with the above patent application.

1. A check for \$730.00 representing a \$ 690.00 filing fee and \$40.00 for recording the Assignment.
2. Application - 34 pages, including 3 independent claims and 8 claims total.
3. Drawings - 8 sheets of formal drawings containing 14 figures.
4. Declaration and Power of Attorney.
5. Recordation Form Cover Sheet and Assignment to KABUSHIKI KAISHA TOSHIBA.
6. Certified copy of Japanese Patent Application No. 11-238775, filed August 25, 1999.

JC897 U.S. PTO
09/643709
08/23/00

[illegible]RVB/FPD/cb
Enclosures

TITLE OF THE INVENTION

DATA PROCESSING APPARATUS AND DATA TRANSFER CONTROL
METHOD THEREOF

CROSS-REFERENCE TO RELATED APPLICATIONS

5 This application is based upon and claims the
benefit of priority from the prior Japanese Patent
Application No. 11-238775, filed August 25, 1999, the
entire contents of which are incorporated herein by
reference.

10 BACKGROUND OF THE INVENTION

 The present invention relates to a data processing
apparatus and a data transfer control method thereof
and, more particularly, to a data processing apparatus
for processing various kinds of data, such as
15 audio/video data, other data and programs, and a data
transfer control method thereof.

 Recently, as the computer technology is advancing,
various types of digital information device, such as
multimedia-handling personal computers, set-top boxes,
20 digital TVs and game machines, have been developed.
There has been a demand for a capability to handle
various kinds of media, such as broadcasting media,
communication media and storage media, in digital
information devices of this type.

25 Accordingly, people are demanding that personal
computers should be provided with a function of
processing AV (Audio/Video) stream data that needs

00643709 082300
006280 6044960

5

10

25

10 Furthermore, if priority is given only to the transfer of AV stream data, when an event which needs fast processing occurs, a process for that event may be delayed.

25 BRIEF SUMMARY OF THE INVENTION

An object of the present invention is to provide a data processing apparatus capable of an efficient

multi-cast transfer of stream data through a bus without providing any huge buffer, and a data transfer control method of the data processing apparatus.

To attain the above object, a data processing apparatus according to the present invention comprises a bus for which a band-guaranteed cycle capable of transferring stream data in real time by assigning a predetermined reserved band for each cycle time is defined, a plurality of nodes connected to the bus and capable of transmitting/receiving stream data using the band-guaranteed cycle, means for executing a multi-cast transfer of stream data from a sender node to a plurality of receiver nodes using the band-guaranteed cycle, and means for detecting that any of the plurality of receiver nodes drives a signal line in the bus, which indicates a completion of a data transfer cycle; and means for stopping the multi-cast transfer upon detection of the detecting means.

In the above arrangement, too, the problem of a drive conflict among signals of the plural receiver nodes can be resolved without decreasing the bus use efficiency.

According to the system of the present embodiment described above, the use of the bus in which the band-guaranteed cycle is defined as a transfer mode allows the band of stream data requiring a high degree of real time to be guaranteed. Usually data transfer cannot be

intermitted during the band-guaranteed cycle; however, in the present invention, the transmission of stream data from the sender node can be stopped under the control of the receiver node, even during the band-guaranteed cycle.

The multi-cast transfer using the band-guaranteed cycle can be stopped even in response to an instruction from any receiver node. The provision of this scheme of stopping the multi-cast transfer of stream data under the control of the receiver node can prevent the buffer from overflowing even when such overflowing is likely to occur at any receiver node for the multi-cast due to a delay in the stream processing and reception of a variable bit rate stream. It is therefore possible to efficiently execute the multi-cast transfer of stream data through the bus only with the least required buffer.

When the signal line for indicating the completion of a data transfer cycle is so formed that it can be driven by any receiver node, if a drive conflict occurs among signals of the plural receiver nodes, the signal line is set in an unstable state between low and high levels, thus causing the device to malfunction. Therefore, a pull-up or pull-down load circuit is connected to the signal line, and it is preferable that an operation for driving the signal line into the active state be performed through an output buffer

5
10
15
20
25

20

25

25

The accompanying drawings, which are incorporated in and constitute a part of the specification,

illustrate presently preferred embodiments of the invention, and together with the general description given above and the detailed description of the preferred embodiments given below, serve to explain the principles of the invention.

FIG. 1 is a block diagram illustrating the configuration of a system of a data processing apparatus according to one embodiment of the present invention;

FIG. 2 is a diagram for explaining cycle time used in a multimedia bus of the system according to the embodiment;

FIG. 3 is a diagram for explaining a stream access which is used in the multimedia bus according to the embodiment;

FIG. 4 is a diagram showing a channel control register used in the system of the embodiment;

FIGS. 5A and 5B are diagrams for explaining the principle of reserved band cycle flow control which is used in the embodiment;

FIG. 6 is a timing chart showing specific timing for the flow control in FIGS. 5A and 5B;

FIGS. 7A and 7B are diagrams exemplifying a hardware structure which accomplishes the flow control in FIGS. 5A and 5B;

FIG. 8 is a diagram depicting the structure of a channel detecting section provided for each node in the

00443709 6044960

embodiment;

FIG. 9 is a diagram showing a circuit arrangement of circuits around a disconnect signal line used for the flow control shown in FIGS. 5A and 5B;

5 FIG. 10 is a timing chart showing an example of timing of the disconnect signal line at the time of flow control used in the embodiment;

10 FIG. 11 is a timing chart showing another example of timing of the disconnect signal line at the time of flow control used in the embodiment; and

FIG. 12 is a block diagram showing an example of the hardware structure for achieving the timing of FIG. 11.

DETAILED DESCRIPTION OF THE INVENTION

15 An embodiment of the present invention will now be described with reference to the accompanying drawings.

20 FIG. 1 illustrates the system configuration of a data processing apparatus according to one embodiment of the present invention. This data processing apparatus is a multimedia-handling computer capable of handling various kinds of media, such as broadcasting media, communication media and storage media. To achieve both a program executing function and a function of dealing with AV (Audio/Video) stream data on a high order, the data processing apparatus has a multimedia bus 200 in addition to an ordinary internal bus (Async Bus) 100 which executes event-driven type

25

00643709 082300

asynchronous transfer. The multimedia bus 200 is an internal bus for which two transfer modes of a band-guaranteed cycle capable of transferring AV stream data in real time and an event-driven type asynchronous transfer cycle, are defined. The use of the multimedia bus 200 can permit both computer data and AV stream data to be transferred with efficiency. The band-guaranteed cycle basically means a transfer mode in which stream data is transferred in a real-time-guaranteed state by assigning a predetermined time period to be used for data transfer for each cycle time as a reserved band. In other words, the band-guaranteed cycle corresponds to a so-called isochronous cycle.

In the band-guaranteed cycle, the transfer bandwidth of stream data can be varied according to the time period assigned as a reserved band for each cycle time.

System Structure

The system structure will now be specifically discussed below.

As illustrated, the system of the data processing apparatus comprises a CPU 11, a system memory 12, a 3D graphics accelerator 13 and a CPU interface 14. The CPU 11, system memory 12 and 3D graphics accelerator 13 are mutually connected by the CPU interface 14, and execute a program executing routine, a 3D graphics

computation routine and so forth. The CPU interface 14 is a host bus bridge which bidirectionally connects the CPU bus and the internal bus 100. An I/O controller 22C is connected to the internal bus 100, and has various interfaces including an interface for outputting digital video signals to an external AV machine or the like and other interfaces for communication with various kinds of peripheral devices (an SIO interface, an I²C bus interface, an IR (Infrared) interface, a USB interface, an IDE interface and an MIDI interface). Storage devices such as a DVD drive and an HDD are connected to the I/O controller 22 via the IDE interface.

As illustrated, a multimedia bus manager 15, a media processor 16, a CAS module 18, a PCMCIA interface 19, and an IEEE1394 interface 21 are connected to the multimedia bus 200. Those multimedia bus manager 15, media processor 16, CAS module 18, PCMCIA interface 19 and IEEE1394 interface 21 are nodes (devices) each of which performs data transfer via the multimedia bus 200 and can use the aforementioned band-guaranteed cycle and asynchronous transfer cycle.

The multimedia bus manager 15 is the manager node for the multimedia bus 200, and performs control to execute the band-guaranteed cycle and asynchronous transfer cycle on the multimedia bus 200. Specifically, the multimedia bus manager 15 manages a reserved band,

5

10

15

20

25

to the receiver node in peer-to-peer mode in the
aforementioned band-guaranteed cycle. The media
processor 16 performs, in parallel, a process of
decoding the MPEG-2 transport stream and reproducing
and displaying the decoded stream and a ciphering to
protect the MPEG-2 transport stream from an
unauthorized copy. The ciphered stream data is sent
from the media processor 16 to the multimedia bus
manager 15 and the IEEE1394 interface 21 in order. In
this case, the same channel number (e.g., channel
number 2) is assigned to the media processor 16 which
is a sender node and the multimedia bus manager 15 and
the IEEE1394 interface 21 which are receiver nodes. As
a result, data transfer from the media processor 16 to
the multimedia bus manager 15 is carried out in peer-
to-peer mode and so is data transfer from the media
processor 16 to the IEEE1394 interface 21. This stream
transfer with the channel number 2 is performed in
parallel to the stream transfer with the channel number
1 in a time-divisional manner.

The ciphered stream is temporarily loaded in the system memory 12 via the multimedia bus manager 15 and the CPU interface 14, and then recorded on a storage

[illegible][illegible][illegible][illegible][illegible][illegible][illegible][illegible]

5
10
15
20
25

5

5
10

10

15

20

15
20
25

the sender node may be provided. FIG. 3 shows a case where a node B is the sender node with the channel number 2 and nodes C and E are the receiver nodes that have the channel number 2. In this case, stream data from the node B is multi-cast to the nodes C and E. In the multi-cast, stream data can be transferred to a plurality of receiver nodes at once while guaranteeing the real time thereof. If, therefore, video data received by the CATV/satellite tuner 20 is multi-cast to the media processor 16 and IEEE1394 interface 21, it can be supplied to an external IEEE1394 device while being reproduced.

According to this embodiment, the stream access is always used in the reserved band cycle. But, the stream access can also be used in the async cycle.

b) Single Access

This access is used only in the Async cycle and consists of an address and command transfer phase and a single data transfer phase following the former phase.

c) Burst access

This access is used only in the Async cycle and consists of an address and command transfer phase and a plurality of data transfer phases following the former phase.

Channel Control Register

FIG. 4 shows the contents of a channel control register provided in each node on the multimedia

5

10

15

20

25

25

1) Flow control in reserved band cycle which stops stream access under the control of the receiver

5

10

15

25

5 overflowing is likely to occur due to a delay in the
stream processing and reception of a variable bit rate
stream. It is therefore possible to efficiently
execute the required real-time transfer only with the
least required buffer.

First, signal lines included in the multimedia bus 200 will be explained. The multimedia bus 200 includes a clock signal (CLK) line, a 3-bit channel number/byte enable signal (ch_Num/BE) line, a 32-bit data (Data) line, a disconnect signal (Disconnect[—]) line, a bus request signal (Access REQ[—]) line, a bus grant signal (Access GNT[—]) line and a ready signal (Ready[—]) line. The upper line "[—]" represents an active-low signal.

20 The channel number/byte enable signal (ch_Num/BE)
indicates the channel number (Ch.) whose stream access
is to be started at the address phase of reserved band
cycle, and indicates a valid byte lane of data on the
data line at the data phase of the reserved band cycle.
25 The channel number is output by the manager node in the
reserved band cycle but is output by a bus mater node
which has obtained a bus-using permission in the Async

In a stream access, each node can receive and output data in accordance with the clock CLK when its own channel number is designated by the channel

number/byte enable signal (ch_Num/BE). The channel number is output from the rising edge of the third clock from the clock at which the Disconnect[—] signal (indicating the end of the access cycle) has been asserted, and is latched at the rising edge of the fourth clock. Since, in the reserved band cycle, the manager node serves as the master, assertion of the Access REQ[—] that requests stream access is inhibited. In the stream access mode, no wait control by the Ready[—] signal is not performed.

When the capacity of the reception buffer becomes smaller during a stream access in the reserved band cycle, the receiver node asserts the disconnect signal (Disconnect[—]). Asserting the disconnect signal causes the sender node to stop stream transfer. As a result, the stream access which is in underway is terminated (intermitted). Thereafter, as mentioned above, the channel number to be accessed next is output from the manager node at the rising edge of the third clock from the clock at which the disconnect signal (indicating the end of the access cycle) has been asserted. When the next cycle time comes, the sender node, at which the transmission of stream data is stopped, restarts

the intermitted stream data transfer.

FIGS. 7A and 7B exemplify a hardware structure which accomplishes the flow control using the disconnect signal.

5 As shown in FIG. 7A, the reception section of each node is provided with a FIFO buffer 111, a reception circuit 112 and an overflow detection circuit 113. The FIFO buffer 111 is an input/output buffer for temporarily storing data that is exchanged via the multimedia bus 200. At the time of reception, stream data input via the multimedia bus 200 to the reception circuit 112, and sequentially written in the FIFO buffer 111. The stream data stored in the FIFO buffer 111 is read out and processed by an internal processing circuit. The overflow detection circuit 113 detects if the amount of data stored in the FIFO buffer 111 has exceeded a predetermined threshold value. When the amount of data stored in the FIFO buffer 111 has exceeded the predetermined threshold value, the disconnect signal is generated to prevent the FIFO buffer 111 from overflowing. The nodes other than the manager node are connected to the disconnect signal line through an open-drain output buffer. The open-drain type buffer drives the disconnect signal line into an active-low state. The reason why the open-drain buffer is used will be described in detail with reference to FIG. 9.

FIG. 7B shows the structure of a transmission section of each node. At the time of transmission, stream data externally input is input to the FIFO buffer 111. This stream data is read from the FIFO buffer 111 and sent on the multimedia bus 200 via a transmission circuit 114. During transmission of stream data, a transmission stopping circuit 115 monitors the disconnect signal. When the disconnect signal is asserted during transmission of stream data, the transmission stopping circuit 115 controls the transmission circuit 114 to stop the transmission of the stream data.

FIG. 8 depicts the structure of a channel detecting section provided in each node in this embodiment.

A channel detecting circuit 116 latches the channel number output on the multimedia bus 200 at the third clock from the assertion of the disconnect signal, and compares it with the channel number set in its own channel control register. When these channel numbers coincide with each other, the channel detecting circuit 116 controls the transmission circuit and the reception circuit to start data input/output by the stream access.

Referring to FIG. 9, the arrangement of circuits around the disconnect signal line will now be explained.

Since, in the foregoing embodiment, the disconnect signal line is so formed that it can be driven by any receiver node, a drive conflict occurs among signals of

the plural receiver nodes. If a receiver node drives the disconnect signal line into an inactive-high state when another receiver node drives it into an active-low state, the disconnect signal line will be set in an unstable state between low and high levels, thus causing the system to malfunction.

In FIG. 9, the disconnect signal line is connected to a power supply terminal via a pull-up resistor R, and the nodes other than the manager node are so constituted that they drive the disconnect signal line by means of open-drain output buffers 201 and 202 thereof. Thus, the nodes other than the manager node drive the disconnect signal line only into the active-low state. Even though a drive conflict is caused by the plural receiver nodes, the event in which the disconnect signal line will be set in the unstable state between low and high levels, can be prevented.

However, it takes a relatively long time to shift the active-low state of the disconnect signal line to the inactive-high state. An operator therefore has to wait a long time until the transfer of data is started/restarted through the multimedia bus 200, and it is likely that bus use efficiency will be reduced.

In the present embodiment, as shown in FIG. 9, a disconnect de-assert acceleration circuit 151, 3-state output buffer 152, and an input buffer 153 are provided in the multimedia bus manager 15 serving as the manager

The disconnect de-assert acceleration circuit 151 monitors the disconnect signal line through the input buffer 153 and detects whether the disconnect signal line is asserted as active low at the timing of the rising edge of a clock CLK. When the circuit 151 detects that the disconnect signal line has asserted as active low, the disconnect de-assert acceleration circuit 151 drives the disconnect signal line into the inactive-high state for a give period of time (1CLK period) using the 3-state output buffer 152 in order to accelerate the speed of shift from the active-low state to the inactive-high state. The de-assert of the disconnect signal line (shift from "Low" to "High") can thus be accelerated, as compared with the shift from the "Low" to the state "High" caused by only the pull-up register R.

If an overflow is detected at any receive node during the multi-cast transfer, an output signal (Disconnect[—]) from the open-drain output buffer provided at the receiver node is switched from "high impedance (Hi-Z)" to "Low". The disconnect signal line
25 is therefore switched from the inactive-high state set by the pull-up resistor R to the active-low state and

The receiver node drives the disconnect signal line only for a period of a 1CLK cycle. After that, the output signal (Disconnect[—]) from the open-drain output buffer provided at the receiver node is returned to the "high impedance (Hi-Z)".

Another example of control timing for accelerating a shift of the disconnect signal line from the active-low state to the inactive-high state will now be described.

25 If an overflow is detected at any receiver node during the multi-cast transfer, the receiver node drives the disconnect signal line into the active-low state for the first 1CLK cycle period and then into the

5

10

15

20

25

5 circuit 305 and disconnect signal monitor circuit 306.

output 3-state buffer 307, and then drives it into the inactive-high state for the next 1CLK cycle period.

15 circuit 306 detects that the disconnect signal line has asserted as the active-low state at the rising edge of a clock CLK, it sets the disconnect signal output 3-state buffer 307 in the high impedance state to inhibit the disconnect signal drive circuit 305 from driving
20 the disconnect signal line. If it is not detected that the disconnect signal line has asserted as the active-low state when the overflow detection signal is input, the monitor circuit 306 allows the disconnect signal drive circuit 305 to drive the disconnect signal line.

25 In the above arrangement, too, the problem of a
drive conflict among signals of the plural receiver
nodes can be resolved without decreasing the bus use

5

10

15

25

performed at the time of stream access by the multi-cast.

In the foregoing embodiment, the pull-up resistor R is connected to the disconnect signal line. However,
5 it can be replaced with a pull-down resistor and, in this case, the disconnect signal line is driven into the active-high state by the open-drain output buffer of each node.

The system of the present embodiment can be used
10 as a platform of various types of digital information device, such as set-top boxes, digital TVs and game machines as well as computers.

As described above, according to the present invention, the transfer of stream data, especially the
15 multi-cast transfer can be performed on the bus with efficiency, and all the receiver nodes for the multi-cast transfer can be prevented from overflowing without providing any huge buffers.

Additional advantages and modifications will
20 readily occur to those skilled in the art. Therefore, the invention in its broader aspects is not limited to the specific details and representative embodiments shown and described herein. Accordingly, various modifications may be made without departing from the
25 spirit or scope of the general inventive concept as defined by the appended claims and their equivalents.

09043709.082300

WHAT IS CLAIMED IS:

1. A data processing apparatus comprising:

a bus for which a band-guaranteed cycle capable of transferring stream data in real time by assigning a predetermined reserved band for each cycle time, is defined;

a plurality of nodes connected to said bus and capable of transmitting/receiving stream data using the band-guaranteed cycle;

means for executing a multi-cast transfer of stream data from a sender node to a plurality of receiver nodes using the band-guaranteed cycle; and

means for detecting that any of the plurality of receiver nodes drives a signal line in the bus, which indicates a completion of a data transfer cycle; and

means for stopping the multi-cast transfer upon detection of said detecting means.

2. The data processing apparatus according to claim 1, wherein one of a pull-down load circuit and a pull-up load circuit is connected to the signal line, and each of the receiver nodes includes an output buffer connected to the signal line to drive the signal line into the active state.

3. The data processing apparatus according to claim 2, further comprising acceleration means for driving the signal line into an inactive state for a predetermined time period after the signal line is

driven into the active state by the receiver node in order to accelerate a shift of the signal line to the inactive state.

4. The data processing apparatus according to
5 claim 3, wherein the plurality of nodes include a manager node for controlling said multi-cast transfer, and the manager node comprises said acceleration means.

5. The data processing apparatus according to
10 claim 1, wherein each of the plurality of nodes includes:

drive means for driving the signal line into the active state for a predetermined time period when an amount of data stored in a receiving buffer for receiving stream data transferred by the multi-cast
15 transfer, exceeds a given value, and driving the signal line into an inactive state after the predetermined time period has elapsed; and

means for monitoring a state of the signal line and inhibiting the drive means from driving the signal
20 line when detecting that the signal line is driven into the active state by another node.

6. A data processing apparatus comprising:
a bus for which a band-guaranteed cycle capable of transferring stream data in real time by assigning a
25 predetermined reserved band for each cycle time, is defined;

a plurality of nodes connected to said bus and

00643709.082300
006280.60434960

capable of transmitting/receiving stream data using the band-guaranteed cycle;

means for executing a multi-cast transfer of the stream data from a sender node to a plurality of receiver nodes using the band-guaranteed cycle by assigning one of plurality of channel number to the sender node and the plurality of receiver nodes; and

means for stopping the multi-cast transfer, when a signal line in the bus, which indicates a completion of a data transfer cycle, is driven into an active state by any of the plurality of receiver nodes,

wherein each of the plurality of nodes includes:

drive means for driving the signal line into the active state for a predetermined time period when an amount of data stored in a receiving buffer for receiving stream data transferred by the multi-cast transfer, exceeds a given value, and driving the signal line in an inactive state after the predetermined time period has elapsed; and

means for monitoring a state of the signal line and inhibiting the drive means from driving the signal line when detecting that the signal line is driven into the active state by another node.

7. A data transfer control method for controlling a multi-cast transfer of stream data from a sender node to a plurality of receiver nodes, the method comprising the steps of:

5 detecting whether a reception buffer of each
receiver node overflows based on an amount of data
stored in the reception buffer; and

8. The data transfer control method according to claim 7, further comprising a step of monitoring a state of the signal line and driving the signal line into an inactive state for a predetermined time period after the signal line is driven into the active state, thereby accelerating a shift of the signal line to the inactive state.

5

10




FIG. 2




FIG. 3

00000000 60484960

CHANNEL CONTROL REGISTER IN CONFIGURATION

Config Add.	Ch Cnt.(8bit)	Ch No.(8bit)	Necessity (16bit)
10		2	123
14		3	456
18		4	789

7	6	5	4	3	2	1	0
Ch Ava	In/Out	Reject					

FIG. 4




FIG. 5A




FIG. 5B

FLOW CONTROL OF STREAM ACCESS




FIG. 6






FIG. 10

002280" 6024960




FIG. 11




FIG. 12

DECLARATION FOR PATENT APPLICATION

As a below named inventor, I declare:
that I verily believe myself to be the original, first and sole (if only one individual inventor is listed below) or an original, first and joint inventor (if more than one individual inventor is listed below) of the invention in

DATA PROCESSING APPARATUS AND DATA TRANSFER CONTROL
METHOD THEREOF

the specification of which is attached hereto unless the following box is checked.

☐ was filed on _____ as United States Application
or PCT International Application No. _____, and
was amended on _____ (if applicable).

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information of which is material to patentability as defined in 37 CFR 1.56.

I hereby claim foreign priority benefits under 35 U.S.C. 119(a)-(d) or 365 (b) of any foreign application(s) for patent or inventor's certificate, or 35 U.S.C. 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed:

Country	Category	Application No.	Filing Date	Priority Claim
Japan	Patent	11-238775	August 25, 1999	Yes

And I hereby appoint Douglas B. Henderson (Reg. No. 20, 291), Ford F. Farabow, Jr. (Reg. No. 20, 630), Arthur S. Garrett (Reg. No. 20, 338), Donald R. Dunner (Reg. No. 19, 073), Brian G. Brunsvold (Reg. No. 22, 593), Tipton D. Jennings, IV (Reg. No. 20, 645), Jerry D. Voight (Reg. No. 23, 020), Laurence R. Hefter (Reg. No. 20, 827), Kenneth E. Payne (Reg. No. 23, 098), Herbert H. Mintz (Reg. No. 26, 691), C. Larry O'Rourke (Reg. No. 26, 014), Albert J. Santorelli (Reg. No. 22, 610), Michael C. Elmer (Reg. No. 25, 857), Richard H. Smith (Reg. No. 20, 609), Stephen L. Peterson (Reg. No. 26, 325), John M. Romary (Reg. No. 26, 331), Bruce C. Zotter (Reg. No. 27, 680), Dennis P. O'Reilly (Reg. No. 27, 932), Allen M. Sokal (Reg. No. 26, 695), Robert D. Bajefsky (Reg. No. 25, 387), Richard L. Stroup (Reg. No. 28, 478), David W. Hill (Reg. No. 28, 220), Thomas L. Irving (Reg. No. 28, 619), Charles E. Lipsey (Reg. No. 28, 165), Thomas W. Winland (Reg. No. 27, 605), Basil J. Lewris (Reg. No. 28, 818), Martin I. Fuchs (Reg. No. 28, 508), E. Robert Yoches (Reg. No. 30, 120), Barry W. Graham (Reg. No. 29, 924), Susan Haberman Griffen (Reg. No. 30, 907), Richard B. Racine (Reg. No. 30, 415), Thomas H. Jenkins (Reg. No. 30, 857), Robert E. Converse, Jr. (Reg. No. 27, 432), Clair X. Mullen, Jr. (Reg. No. 20, 348), Christopher P. Foley (Reg. No. 31, 354), John C. Paul (Reg. No. 30, 413), David M. Kelly (Reg. No. 30, 953), Kenneth J. Meyers (Reg. No. 25, 146), Carol P. Einaudi (Reg. No. 32, 220), Walter Y. Boyd, Jr. (Reg. No. 31, 738), Steven M. Anzalone (Reg. No. 32, 095), Jean B. Fordis (Reg. No. 32, 984), Barbara C. McCurdy (Reg. No. 32, 120), James K. Hammond (Reg. No. 31, 964), Richard V. Burgujian (Reg. No. 31, 744), J. Michael Jakes (Reg. No. 32, 824), Thomas W. Banks (Reg. No. 32, 719), M. Paul Barker (Reg. No. 32, 013) and Charles E. Van Horn (Reg. No. 40, 266), each of whose address is 1300 I Street, N.W., Washington, D.C., 20005-3315, or any one of them, my attorneys with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent & Trademark Office connected therewith, and request that correspondence be directed to Finnegan, Henderson, Farabow, Garrett & Dunner, L.L.P., 1300 I Street, N.W., Washington, D.C., 20005-3315.

I declare further that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

00E280" 60/24960

DECLARATION FOR PATENT APPLICATION

I declare further that my post office address is at c/o
Intellectual Property Division, KABUSHIKI KAISHA TOSHIBA, 1-1 Shibaura
1-chome, Minato-ku, Tokyo 105-8001, Japan; and
that my citizenship and residence are as stated below next to my name:

<u>Inventor: (Signature)</u>	<u>Date</u>	<u>Residence</u>
<u>Yasuhiro Ishibashi</u>	<u>Date: Aug. 11, '00</u>	<u>Ome-shi, Japan</u>
	<u>Citizen of: Japan</u>	
	<u>Date:</u>	
	<u>Citizen of: Japan</u>	
	<u>Date:</u>	
	<u>Citizen of: Japan</u>	
	<u>Date:</u>	
	<u>Citizen of: Japan</u>	
	<u>Date:</u>	
	<u>Citizen of: Japan</u>	
	<u>Date:</u>	
	<u>Citizen of: Japan</u>	
	<u>Date:</u>	
	<u>Citizen of: Japan</u>	
	<u>Date:</u>	
	<u>Citizen of: Japan</u>	

00E280" 602E4960